Tuesday, February 16, 2010

inverter

inverter
1.Selepas anda melukis bentangan inverter, Save layout dan cell. Buat design rules check (drc)
dan pastikan design anda 0 errors. Fail .drc ini anda perlu sertakan dalam report anda.


2. Lakukan cross-section. Pastikan include sekali morbn20 dan buat perbincangan mengenai cross section dalam report anda.


3. Lakukan extract. Ikut arahan pensyarah didalam kelas.
4. Buka fail .spc .Pastikan node names wujud. Copy semua aturcara dan paste dalam notepad. Save as inverter.cir .
5. Lihat aturcara dibawah. Bandingkan spc anda dgn aturcara dibawah...Ada yg perlu diubah. Tulisan biru perlu didelete..Manakala tulisan merah adalah tambahan pada aturcara..



------------------------------------------------------------------------------------------------
* Circuit Extracted by Tanner Research's L-Edit V7.12 / Extract V4.00 ;
* TDB File: C:\Documents and Settings\Winda\Desktop\LAB_E5163\INVERTER, Cell: INVERTER
* Extract Definition File: C:\Documents and Settings\Winda\My Documents\L-Edit Student v7.12\mosis\morbn20.ext
* Extract Date and Time: 01/13/2010 - 10:55
.include morbn20.md

* WARNING: Layers with Unassigned AREA Capacitance.
*
*
*
*
*
*
*
*
*


*
*


*


*
*
*
*
*


* WARNING: Layers with Unassigned FRINGE Capacitance.
*
*
*
*
*
*
*
*
*
*


*
*
*


*


*
*
*
*
*
*
*
*
*


* WARNING: Layers with Zero Resistance.
*
*
*
*
*
*


*
*
*
*
*
*
*
*
*



* NODE NAME ALIASES
* 1 = VDD (20,47)
* 2 = VSS (23,-16)
* 3 = OUTPUT (34.5,13)
* 4 = INPUT (7.5,13)


M5 OUTPUT INPUT VDD VDD PMOS L=2u W=11u AD=66p PD=34u AS=55p PS=32u

* M5 DRAIN GATE SOURCE BULK (23 26 34 28)

M6 VSS INPUT OUTPUT VSS NMOS L=2u W=10u AD=70p PD=34u AS=60p PS=32u

* M6 DRAIN GATE SOURCE BULK (23 0 33 2)

* Pins of element D7 are shorted:

* D7 VSS VSS D_lateral AREA=10p

* D7 PLUS MINUS (23 -7 33 -6)

* Pins of element D8 are shorted:

* D8 VDD VDD D_lateral AREA=11p

* D8 PLUS MINUS (23 33 34 34)

*MENYATAKAN GELOMBANG MASUKAN
VVDD VDD 0 5
VVSS VSS 0 0


*MENYATAKAN GELOMBANG VOLTAN MASUKAN
VIN INPUT VSS pulse (5 0 0 1n 1n 0.5u 1u)

*SURUH PSPICE BUAT ANALISIS TRANSIENT SETIAP 2ns DARI 0 HINGGA 8us
.tran 2n 8u
.probe

* THESE ARE TYPICAL SCNA SPICE LEVEL 2 PARAMETERS
.MODEL NMOS NMOS LEVEL=2 LD=0.250000U TOX=417.000008E-10
+ NSUB=6.108619E+14 VTO=0.825008 KP=4.919000E-05 GAMMA=0.172
+ PHI=0.6 UO=594 UEXP=6.682275E-02 UCRIT=5000
+ DELTA=5.08308 VMAX=65547.3 XJ=0.250000U LAMBDA=6.636197E-03
+ NFS=1.98E+11 NEFF=1 NSS=1.000000E+10 TPG=1.000000
+ RSH=32.740000 CGDO=3.105345E-10 CGSO=3.105345E-10 CGBO=3.848530E-10
+ CJ=9.494900E-05 MJ=0.847099 CJSW=4.410100E-10 MJSW=0.334060 PB=0.800000
* Weff = Wdrawn - Delta_W
* The suggested Delta_W is -0.25 um
.MODEL PMOS PMOS LEVEL=2 LD=0.227236U TOX=417.000008E-10
+ NSUB=1.056124E+16 VTO=-0.937048 KP=1.731000E-05 GAMMA=0.715
+ PHI=0.6 UO=209 UEXP=0.233831 UCRIT=47509.9
+ DELTA=1.07179 VMAX=100000 XJ=0.250000U LAMBDA=4.391428E-02
+ NFS=3.27E+11 NEFF=1.001 NSS=1.000000E+10 TPG=-1.000000
+ RSH=72.960000 CGDO=2.822585E-10 CGSO=2.822585E-10 CGBO=5.292375E-10
+ CJ=3.224200E-04 MJ=0.584956 CJSW=2.979100E-10 MJSW=0.310807 PB=0.800000
* Weff = Wdrawn - Delta_W
* The suggested Delta_W is -1.14 um_

Cpar1 VDD 0 C=30.708f
Cpar2 VSS 0 C=28.035f
Cpar3 OUTPUT 0 C=31.582f
Cpar4 INPUT 0 C=9E-016


* Total Nodes: 4
* Total Elements: 8
* Extract Elapsed Time: 0 seconds
.END


------------------------------------------------------------------------------------------------



6. Tulisan yang merah tu kalau taip balik mungkin juling mata kamu, makanya copy paste sahaja....Jgn lupa save balik.....cir



7. Buka software ORCAD dan open fail inverter.cir . Klik RUN..harap2 takde error...kalau ada cari lah sendiri...jika tiada error, akan keluar paparan output automatik. Pelajar perlu masukkan data dan ini akan ditunjukkan oleh pensyarah didalam kelas....